Power consumed by clocking has taken a major part of the whole design circuit. This paper proposed that reducing the power consumption and area by replacing some flip flops with fewer multi-bit flip-flops without affecting the performance of the original circuit. Various techniques are proposed. First to identify those flip-flops that can be merged. Next a combination table is built to enumerate all possible combinations. Finally, those flip-flops are merged in hierarchical manner. Besides the power reduction minimizing the total wire length is also considered. According to the experimental results clock power can be reduced by 20-30% and the running time can also be reduced
In order to have better delay from Clk-> Q, regenerate "Clk" from "Clk'". T h e r e a r e two inverters in the clock path. Figure 2 shows an example of merging two 1-bit flip-flops into one 2-bit flip-flop. Each 1-bit flip-flop contains two inverters, master-latch and slave-latch. Due to the manufacturing rules, inverters in flipflops tend to be oversized.
Fig. 2: Merging flip-flops
As the process technology advances into smaller geometry nodes, the minimum size of clock drivers can drive more than one flip-flop. Merging single-bit flip-flops into one multi-bit flip-flop can avoid duplication inverters and lowers the total clock dynamic power consumption. Concept: Focuses on calculating the idle period of different flip flop and inserting the gating logic into netlist to achieve the total power by 25.3%.
II. LITERATURE SURVEY
1
Disadvantages:
The net switching power can be achieved by 25.4 % and then wirelength can also be reduced.
3) H. Kawagachi and T. Sakurai, "Impact of technology scaling in the clock power," in VLSI Circuits Dig. Tech. Papers Symp., Jun. 2003, pp. 97-98.
Concept: Increase the flexibility that covers the clock distribution and clock generation circuit to consume total power by 40%.
Disadvantage: Clock skew problem can be reduced by 30%. 
Disadvantage:
Using dual bit flip flop to save the clock power in 11 .22% and the replacement of flip flop during switching rate is 10.43%. 5) Y. Cheon, P.-H. Ho, A. B. Kahng, S. Reda, and Q. Wang, "High performance microprocessor design," in Proc. Design Autom. Conf., Jun. `1998, pp. 795-800.
Concept:
Focuss on high frequency design to achieve high performance and to improve the complexity of the circuit.
Disadvantage:
In single supply voltage system reduce the clock power 25.45 %, and in multiple supply voltage system the clock power can be reduced by 26.15 %.
III.PROPOSED ALGORITHM
T h e Design flow can be roughly divided into three stages. First to use the combination table to combine all possible combinations of flip-flops. The difficulty of this problem is to repeatedly search a set of flip-flops that can be replaced by a new multi-bit flip-flop. However as the number of flip-flops in a chip increases dramatically the complexity would increase exponentially which makes the method impractical. To handle this problem more efficiently and to get better results, the following flowchart were used. The figure 3 shows the various approaches used in the algorithm. 3) Partition a chip into several sub regions and perform replacement in each sub region to reduce the complexity. However, this method may degrade the solutions quality. To resolve the problem use a hierarchical way to enhance the result
A. Region partition to identify the mergeable flip-flop
To reduce the complexity, first divide the whole placement region into several sub-regions and then by using the combination table replace the flip-flops in each other sub-region. Then several sub-regions are combined into a larger sub-region and the flip-flops are replaced again so that those flip-flops in the neighboring sub-regions can be replaced further. Finally those flip-flops with pseudo types are deleted in the last stage as it is not provided by the supported library. 
IV. COMPARISON TABLE FOR VARIOUS METHODS
This table specifies the various implementation of flip-flop to optimize the power and to achieve the net switching activity. Although the drivers are very wide devices it was found that for all technologies the share of the clock power that is due to leakage is at most 2.5%. Technology optimizations and dynamic runtime techniques forleakage reduction wi l l b eco me standard fo r clock po wer a n d will remain a major contributor to the total system power.
Implementation
Description Motivation CONVENTIONAL CONDITIONAL DATA MAPPING D FLIP-FLOP In conditional data mapping flip-flop (CDMFF) uses only s e v e n clocked transistors, r e s u l t i n g in about 50% reductions in the number of clocked transistors. This shows the effectiveness of reducing clocked transistor numbers to achieve low power. The figure 7 shows the circuit diagram for CDMFF 
OUTPUT WAVEFORM
The values PR_Ratio and WR_Ratio can be computed by the following equations: 
V.CONCLUSION
The number of flip-flops in a chip increases dramatically the complexity would increase exponentially, which makes the method impractical. To handle this problem more efficiently and get better results, the following approaches are used.1) To facilitate the identification of mergeable flip-flops transform the coordinate system of cells. In this way the memory used to record the feasible placement region can also be reduced.2) To avoid wasting time in finding impossible combinations of flip-flops first build a combination table before actually merging two lipflops.3) Partition a chip into several sub-regions and perform replacement in each sub-region to reduce the complexity. However this method may degrade the solution quality. To resolve the problem use a hierarchical way to enhance the result and processing time can be reduced. 
